Difference between revisions of "Nanometer (nm)"
Jump to navigation
Jump to search
Tags: Mobile web edit, Mobile edit |
Tags: Mobile web edit, Mobile edit |
||
| Line 12: | Line 12: | ||
* 10 nm [[Ice Lake]] | * 10 nm [[Ice Lake]] | ||
* 7 nm [[POWER10]] (2020), [[D1]] | * 7 nm [[POWER10]] (2020), [[D1]] | ||
| − | * 5 nm [[A14]], [[A15]], [[Apple M1]] (2020) ([[Samsung]], [[TSMC]]) | + | * 5 nm [[A14]], [[A15]], [[Apple M1]] (2020) ([[Samsung]], [[TSMC]]), [[Apple M2]] (June 2022) |
* 2 nm https://www.anandtech.com/show/16656/ibm-creates-first-2nm-chip | * 2 nm https://www.anandtech.com/show/16656/ibm-creates-first-2nm-chip | ||
Revision as of 00:01, 7 June 2022
- 250 nm
- 180 nm
- 130 nm
- 90 nm
- 65 nm
- 45 nm
- 32 nm
- 22 nm
- 14 nm Comet Lake, POWER9, Intel Xenon Silver, FSD Chip
- 10 nm Ice Lake
- 7 nm POWER10 (2020), D1
- 5 nm A14, A15, Apple M1 (2020) (Samsung, TSMC), Apple M2 (June 2022)
- 2 nm https://www.anandtech.com/show/16656/ibm-creates-first-2nm-chip
See also
- Intel, AMD, POWER, ARM, core, thread
- Intel, AMD, TSMC, Side-channel attacks, Intel Core, Intel Atom, Mobileye, Clear linux, AMT, AMX, Qualcomm Atheros, SGX, ASM, ASML Holding, Intel VT-d, Nvidia, Intel 4004, Haswell, Atom Goldmont
- CPU, GPU, NPU, TPU, DPU, Groq, Proliant, thread (
Pthreads), processor, CPU socket, core, ARM , CPU Virtualization, Intel, AMD,nm,lscpu, AVX-512, Passthrough, CPU intensive, Graviton processor, Branch predictor, vCPU, SSE, Power - Silicon, SMIC, Intel, TSMC, ASM, ASML, Alusil
Advertising:
