Difference between revisions of "Virsh CPU Commands"
Jump to navigation
Jump to search
Tags: Mobile web edit, Mobile edit |
Tags: Mobile web edit, Mobile edit |
||
| (6 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
| + | {{lc}} | ||
* <code>[[virsh cpu-models]] x86_64</code> | * <code>[[virsh cpu-models]] x86_64</code> | ||
* <code>[[virsh setvcpus]]</code> | * <code>[[virsh setvcpus]]</code> | ||
| Line 4: | Line 5: | ||
* <code>[[virsh vcpucount]]</code> | * <code>[[virsh vcpucount]]</code> | ||
* <code>[[virsh vcpuinfo]]</code> | * <code>[[virsh vcpuinfo]]</code> | ||
| + | * [[virsh cpu-stats]] | ||
== Related terms == | == Related terms == | ||
| + | |||
<vcpu placement='static'>4</vcpu> | <vcpu placement='static'>4</vcpu> | ||
| − | |||
<cpu mode='custom' match='exact' check='partial'> | <cpu mode='custom' match='exact' check='partial'> | ||
<model fallback='allow'>Skylake-Client-IBRS</model> | <model fallback='allow'>Skylake-Client-IBRS</model> | ||
</cpu> | </cpu> | ||
| − | |||
https://www.reddit.com/r/VFIO/comments/693luf/benchmarks_and_question_msi_x370_xgaming_titanium/dh5hs0c/ | https://www.reddit.com/r/VFIO/comments/693luf/benchmarks_and_question_msi_x370_xgaming_titanium/dh5hs0c/ | ||
<cpu mode='host-passthrough' check='none'> | <cpu mode='host-passthrough' check='none'> | ||
<topology sockets='1' cores='4' threads='1'/> | <topology sockets='1' cores='4' threads='1'/> | ||
| − | <feature policy='disable' name='smep'/> | + | <feature policy='disable' name='[[smep]]'/> |
| − | </cpu> | + | </cpu> |
== See also == | == See also == | ||
* {{virsh cpu}} | * {{virsh cpu}} | ||
* {{virsh}} | * {{virsh}} | ||
| − | |||
| − | |||
| − | [[Category: | + | [[Category:CPU]] |
| + | [[Category:Virsh]] | ||
Latest revision as of 03:34, 15 June 2022
virsh cpu-models x86_64virsh setvcpusvirsh maxvcpus [type]virsh vcpucountvirsh vcpuinfo- virsh cpu-stats
Related terms[edit]
<vcpu placement='static'>4</vcpu>
<cpu mode='custom' match='exact' check='partial'> <model fallback='allow'>Skylake-Client-IBRS</model> </cpu>
<cpu mode='host-passthrough' check='none'> <topology sockets='1' cores='4' threads='1'/> <feature policy='disable' name='smep'/> </cpu>
See also[edit]
Advertising:
