Difference between revisions of "Neural Processing Unit (NPU)"
Jump to navigation
Jump to search
Tags: Mobile web edit, Mobile edit |
|||
| (11 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
| − | [[wikipedia:Neural Processing Unit]] | + | [[wikipedia:Neural Processing Unit]] ([[AI accelerator]]) |
* [[FSD Chip]] | * [[FSD Chip]] | ||
| − | * [[M1]] | + | * [[M1]] (Nov 2020) 16 core - 11 TOPS |
| + | * [[M2]] 16 core - 15.8 TOPS | ||
| + | * [[M3]] 16 core - 18 TOPS | ||
| + | |||
| + | |||
| + | == Related == | ||
| + | * [[TFLOPS]], [[GPU]]: [[A100]] GPU | ||
| + | * [[Neural Engine]] | ||
| + | * [[Snapdragon]] | ||
| + | * [[Apple Neural Engine (ANE)]] | ||
== See also == | == See also == | ||
| + | * {{NPU}} | ||
| + | * {{NN}} | ||
* {{CPU}} | * {{CPU}} | ||
[[Category:Computing]] | [[Category:Computing]] | ||
Latest revision as of 11:06, 6 March 2024
wikipedia:Neural Processing Unit (AI accelerator)
Related[edit]
See also[edit]
- NPU, NN, TPU, Apple Neural Engine (ANE)
- Artificial neural networks, Neuronal network (NN), CNN, Micrograd, NPU, ConvNet, AlexNet, GoogLeNet, Apache MXNet, Neural architecture search, DAG, Feedforward neural network, NeurIPS, Feature Pyramid Network, TPU, NPU, Apple Neural Engine (ANE), LLM, TFLOPS
- CPU, GPU, NPU, TPU, DPU, Groq, Proliant, thread (
Pthreads), processor, CPU socket, core, ARM , CPU Virtualization, Intel, AMD,nm,lscpu, AVX-512, Passthrough, CPU intensive, Graviton processor, Branch predictor, vCPU, SSE, Power
Advertising:
