SMEP

SMEP Supervisor Mode Execution Protection Enable. If set, execution of code in a higher ring generates a fault.

The processor introduces a new mechanism that provides next level of system protection by blocking malicious software attacks from user mode code when the system is running in the highest privilege level. This technology helps to protect from virus attacks and unwanted code to harm the system. For more information, please refer to the Intel® 64 and IA-32 Architectures Software.

QEMU https://wiki.qemu.org/ChangeLog/0.15 x86

• Support for SMEP CPU feature

https://wiki.qemu.org/ChangeLog/1.3

• TCG (emulation) supports the SMEP (Supervisor Mode Execution Prevention) and SMAP (Supervisor Mode Access Prevention) features of newer x86 processors.

https://www.reddit.com/r/VFIO/comments/693luf/benchmarks_and_question_msi_x370_xgaming_titanium/dh5hs0c/

<cpu mode='host-passthrough' check='none'>
 <topology sockets='1' cores='4' threads='1'/>
 <feature policy='disable' name='smep'/>
</cpu>

See also

• QEMU: qemu-img, qemu-ga, qemu.conf, virsh qemu, QEMU guest agent (qemu-ga), qcow2, qemu-nbd, qemu-img map, qemu-io, /etc/libvirt/qemu.conf, QEMU releases, VENOM, qemu-nbd --help, qemu-system
• CPU, GPU, NPU, TPU, DPU, Groq, Proliant, thread (Pthreads), processor, CPU socket, core, ARM , CPU Virtualization, Intel, AMD, nm, lscpu, AVX-512, Passthrough, CPU intensive, Graviton processor, Branch predictor, vCPU, SSE, Power

https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/3rd-gen-core-desktop-vol-1-datasheet.pdf