Difference between revisions of "CPU"
Jump to navigation
Jump to search
Tags: Mobile web edit, Mobile edit |
|||
| Line 9: | Line 9: | ||
* [[Intel Xeon]] | * [[Intel Xeon]] | ||
* <code>cat /proc/[[cpuinfo]]</code> | * <code>cat /proc/[[cpuinfo]]</code> | ||
| − | * <code>[[lshw | + | * <code>[[lshw -C cpu]]</code> |
* <code>[[lscpu]]</code> | * <code>[[lscpu]]</code> | ||
* [[Interrupts]] | * [[Interrupts]] | ||
Revision as of 05:51, 24 August 2020
This article is a Draft. Help us to complete it.
- 2 processors: Proliant DL380
- 4 processors: Proliant DL580, Dell PowerEdge R940
- 8 processors: Lenovo Thinksystem SR950 (4U) (up to 8 processors Intel Xeon, up to 28x cores per processor. Total: 224 cores)
Related terms
See also
stressparallel- CPU:
lscpu,lshw -C cpu,/proc/cpuinfo,/proc/interrupts - CPU, GPU, NPU, TPU, DPU, Groq, Proliant, thread (
Pthreads), processor, CPU socket, core, ARM , CPU Virtualization, Intel, AMD,nm,lscpu, AVX-512, Passthrough, CPU intensive, Graviton processor, Branch predictor, vCPU, SSE, Power - Memory: memory pages, RAM, virsh Memory Commands, OOM, meminfo,
vmstat, NAND, DDR,lsmem,/dev/shm,/proc/meminfo,sar -r, IOMMU,pmem, Memory management, Garbage collector, THP, Linux Huge Page TLB - Computing vendors: HPE Proliant, Dell PowerEdge, Lenovo ThinkSystem, Supermicro
- CPU, GPU, FPGA, Microcontroller, XSS, Noop scheduler
Advertising:
